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Abstract: This paper proposes a method for extending the bandwidth of
a three-device Doherty power ampliﬁer (DPA) based on symmetric devices.
λ/4 transmission lines are inserted between each peaking ampliﬁer output
and carrier ampliﬁer output to compensate load impedance of carrier ampli-
ﬁer. In order to achieve perfect load modulation, carrier ampliﬁer output
circuit total electrical length is designed to 90 degrees, and the peak ampliﬁer
output total electrical length is designed to 180 degrees. The proposed
method is demonstrated by designing a three-device broadband DPA using
three 10-W packaged GaN HEMT devices. Measurement results show that
over 40% drain eﬃciency is achieved at 9-dB back-oﬀ power, over the
frequency band of 1.45–2.35GHz, accounting for 46% fractional bandwidth.
Keywords: Doherty power ampliﬁer, broadband, drain eﬃciency, three-
device, symmetric devices
Classiﬁcation: Microwave and millimeter-wave devices, circuits, and
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1 Introduction
Modern wireless communication networks usually apply complicated modulation
schemes in order to increase data throughput in limited frequency bandwidth.
Nevertheless, complex signals with high peak-to-average power ratios (PAPRs) and
wide bandwidths are usually required. However, high PAPRs poses severe linearity
constrains on the power ampliﬁers, forcing a large output back-oﬀ (OBO) power
operation to ensure the acceptable linearity [1]. Unfortunately, this scenario makes
traditional power ampliﬁer very poor in eﬃciency, especially at large back-oﬀ
power.
To improve eﬃciency at large OBO power level, Doherty power ampliﬁers
(DPA) has been widely used due to its high eﬃciency at the reduced power
condition [2, 3, 4, 5, 6, 7, 8]. To meet the increasing demand on information
capacity, the signal modulation formats are becoming more and more complicated.
In particular, the PAPR value is becoming even larger. Nevertheless, conventional
two-ways DPAs can only provide roughly 6-dB OBO level. Therefore, in order to
increase the back-oﬀ range, multi-way solutions have been proposed to improve
eﬃciency at high back-oﬀ range in the literatures [9, 10, 11]. Among them, the
three-way is the most feasible conﬁguration because of its moderate complexity and
adequate eﬀorts. However, these structures are also limited by narrow bandwidths.
In this paper, a novel three-device Doherty power ampliﬁer (DPA) with wide
bandwidth based on symmetric devices is introduced. Section 2 presents the
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theoretical analysis of the proposed three-devices structure. Section 3 discusses
design process and simulation results of the prototype devised. Section 4 describes
measurement results, followed by a conclusion.
2 Analysis of the proposed method for extending bandwidth
Conventional three-ways DPAs are implemented based on a load modulation
network consisting of several =4 transmission lines to achieve anticipated load
modulation [11]. For eﬃcient ampliﬁcation of modulated signals, eﬀective load
impedance of the carrier ampliﬁer in the low-power region is 3Zopt. In fact,
however, this condition is fulﬁlled only at center frequency (where Zopt is optimum
load impedance for ampliﬁer and it is usually assumed 50Ω). When the operation
frequency deviates from center frequency, the modulated impedance degrades
quickly from 3Zopt. This impedance degradation will signiﬁcantly impair the
performance of three-way DPA in the low-power region [10]. As a consequence,
bandwidth is deeply limited. Furthermore, a =4 transmission line can only do real
impedance transformation. As the optimal transistor output impedance are gener-
ally a complex value, the conventional output combiner cannot realize the perfect
load modulation. DPA also can not reach the optimal performance.
As shown in Fig. 1, elimination of the =4 transmission line on output of carrier
ampliﬁer in the conventional three-way Doherty ampliﬁer reduces phase dispersion,
and reducing the output impedance of the carrier ampliﬁer with the frequency
changes in order to achieve the purpose of stabilizing the output impedance of the
carrier ampliﬁer. Meanwhile, a =4 transmission line is inserted at each peak
ampliﬁer output to compensate the load impedance of the carrier ampliﬁer, making
the three-way Doherty power ampliﬁer has a broader bandwidth capability.
Fig. 2(a) compares the simulated load impedance of the carrier PA versus
normalized frequency for the conventional and proposed DPA in the low-power
region. The load impedances of the conventional and proposed DPA are 3Zopt and
Zopt=3 at the central frequency, respectively. Zopt is assumed 50Ω. It is clear that
both the real and imaginary parts of the proposed carrier load is kept close to a
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constant value in a broad band. Fig. 2(b) shows the carrier and peaking load
impedances versus normalized frequency of the two DPAs in the high-power
region. It is obvious that real part of carrier load impedances of the proposed
DPA tend to constant value over wide frequency range. While for a constant output
impedance, the design of the broadband output matching network is simpliﬁed, so it
is more suitable for broadband strategy design.
For sake of simplicity, the sub-ampliﬁers are often assumed as ideal current
sources with no parasitic parameters for theoretical analysis. Under these scenarios,
=4 transmission lines are directly connected to the carrier and peak power
ampliﬁer outputs, and the impedance modulation occurs directly at the transistor’s
current generator plane. However, a practical power ampliﬁer, parasitic inductance
and capacitance are not negligible. In addition, the load impedance of the transistor
generally has a lower impedance value, and it needs to be converted the impedance
of the output port. Load modulation happens at the common point ZJ , and then
output matching networks (OMN) provide the carrier and peak ampliﬁers with




Fig. 2. Simulated carrier load impedance versus normalized frequency
of the conventional and proposed DPA for: (a) carrier PA in the
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For the carrier ampliﬁer, the OMNC converts ZC;H to the optimal load
impedance Zopt;C;H in the high-power region. And the load impedance of the
transistor die (Current Generator Plane) is Ropt after taking the parasitic parameters
of the transistor into consideration. Zopt;C;H can be obtained from load-pull tech-
nique. In the low-power region, the peaking ampliﬁer is turned oﬀ, and the OMNc
will match ZC;L to Zopt;C;L, which is a value described by a constant VSWR circle as
the circle center, as shown in Fig. 4. The speciﬁc position is determined by the
phase of OMNC’s scattering parameter S21. In other words, it is necessary to add an
oﬀset line with proper electrical length C to the output of the OMNC to make the
load impedance reach 3Ropt, which ﬁnally ensures large output power and high
eﬃciency of the DPA. The characteristic impedance ZOC of the oﬀset line is
generally set to ZC;H to keep the impedance matching intact in the high-power
region. For the peaking ampliﬁers, an oﬀset line must be added after its output
matching network OMNP to convert the output impedance to the high impedance
region, thereby reducing power leak, and to ensure that the DPA back-oﬀ eﬃciency
and power.
Fig. 3. The actual proposed three-device DPA topology
Fig. 4. Operation principle of the output of the carrier ampliﬁer
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In the conventional Doherty power ampliﬁer design, the output of the carrier
ampliﬁer generally has a =4 transmission line that operates like an impedance
inverter to achieve load modulation. While the =4 transmission line is eliminated
in the proposed DPA topology. An impedance inverter may have an electrical phase
shift of 90° or its odd multiple of it. And any matching network have this property
in the frequency band of operation may operate as an impedance inverter. There-
fore, the total electrical length of the output network (including the transistor
parasitic network, the output matching network and the oﬀset line) of the carrier
ampliﬁer must be an odd multiple of 90° to achieve proper load modulation. The
peaking ampliﬁers is turned oﬀ in the low-power region, whose impedance is large
if seen at the internal current plane. To prevent undesired reverse power leakage and
eﬃciency degradation, the peaking impedance presented at the common junction
point must be high enough. According to classical impedance transformation theory
[9], the total electrical length of the output network of the peaking ampliﬁer must
be a multiple of 180°, keep large impedance condition intact after the introduction
of matching network. This is often realized by adding an oﬀset line with an
appropriate length. In sum, the total electrical length of the output matching








 n; n ¼ 2; 4; 6 . . . ð2Þ
3 Design and simulation
In this paper, a novel three-device DPA based on the aforementioned strategy is
designed using three identical 10-W Cree CGH40010F GaN HEMT devices, to
verify the proposed bandwidth enhancement method. ADS Simulations are con-
ducted based on the model provided by the supplier. The carrier ampliﬁer is biased
at VGS ¼ 2:7V and VDS ¼ 28V, corresponding to class-AB mode. On the other
hand, the two peaking ampliﬁers are biased at VGS ¼ 5:5V and VDS ¼ 32V,
corresponding to the class-C mode. The design uses asymmetrical power supplies
that make the output currents of sub-ampliﬁers equal at saturation. It should be
emphasized that a precise large-signal model of the selected device is required to
conduct valuable simulations. A reliable model containing the parasitic network
that reported in [13] is used, as shown in Fig. 5.
Fig. 5. A commercial large-signal model of Cree CGH40010F
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In order to achieve the desired behavior in the proposed design, the OMNs of
the carrier and peaking ampliﬁers must be properly designed. In the conventional
carrier ampliﬁer OMNC design, ZC;H is usually matched to Zopt;C;H , and then an
oﬀset line is added to the behind OMNC. And ZC;L is matched to the impedance that
make the carrier ampliﬁer achieve higher eﬃciency in the back-oﬀ power by
carefully setting the electrical length and characteristic impedance of the oﬀset line.
When Zopt;C;H and Zopt;C;L are both determined, the output matching network and
the oﬀset line can be designed together. These two elements are judiciously
designed as a whole to make the overall structure compact in size and small in
electrical length. This helps to facilitate the output matching network for broadband
design, enhancing the operating bandwidth of the Doherty power ampliﬁer. The
parameters of the output part of the carrier ampliﬁer in this particular design is
shown in Fig. 6. Zopt;C;H and Zopt;C;L are load impedances of the carrier’s transistor
at saturation and back-oﬀ obtained by load-pull, respectively. A very simple
stepped impedance conﬁguration is used to fulﬁll the function of impedance
matching and phase adjustment.
Similarly, the longer length of the oﬀset line in the peaking ampliﬁer, the more
limitation to the bandwidth of the Doherty PA. To reduce bandwidth constraints of
the peaking oﬀset line, the peaking oﬀset line is optimized with a shortest electrical
length. The optimized peaking ampliﬁer output matching network parameters
shown in Fig. 7. The peaking output network can match ZP;H to Zopt;P;H , while
the output impedance can be converted to a impedance larger than 500Ω in the
low-power region. Therefore, it can eﬀectively reduce the power leakage in the
low-power region. Zopt;P;H is peaking’s load impedance of transistors obtained by
load-pull.
Fig. 6. The optimized carrier ampliﬁer output matching network
Fig. 7. The optimized peaking ampliﬁer output matching network
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The ﬁnal completed schematic of the proposed three-device DPA is shown in
Fig. 8. A wideband three-way equal power splitter is designed to systematically
enhance the bandwidth. Fig. 9 shows the simulated drain eﬃciency and output
power of the proposed three-device DPA versus frequency. It can be observed
that the saturated power is around 45 dBm, and the drain eﬃciency is more than
56% over the entire frequency range from 1.45 to 2.35GHz. The minimum drain
eﬃciency values within the entire absolute frequency band of 900MHz are 42%
and 41% at 6- and 9-dB back-oﬀ powers, respectively.
4 Implementation and measurement results
In order to further validate the proposed design strategy, a broadband three-device
DPA is implemented using three Cree 10-W GaN HEMTs CGH40010F on a
Rogers RO4350B substrate of thickness 30 mils, dielectric constant of 3.48. To
Fig. 8. Complete schematic of the proposed three-device DPA
Fig. 9. Simulated drain eﬃciencies and saturated output power of the
proposed three-device DPA versus frequency
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achieve good heat dissipation, grounding performance and suppressing the thermal
memory eﬀect, the circuit board and transistor is welded to the copper substrate by
the solder paste. The photograph of the fabricated broadband three-device DPA is
shown in Fig. 10.
Fig. 11 gives the measurement results under continuous wave (CW) signal in
terms of output powers, drain eﬃciencies and gains at saturation in the frequency
band from 1.45 to 2.35GHz. As can be seen, the proposed DPA achieves a drain
eﬃciency of 58–70%, output powers of 44.3–46.8 dBm, at saturation. The satu-
rated gains are more than 8 dB. In addition, higher than 40% eﬃciency is obtained
at 9-dB back-oﬀ power over the 900MHz band, accounting for 46% fractional
bandwidth. The measurement results are consistent with the simulation results.
These mean that the simulated model and characteristics of the practical transistor
are in good agreement. The simulation load-pull values Zopt;C;H , Zopt;C;L and Zopt;P;H
are close to load impedances by the designed circuit, respectively. The measured
drain eﬃciency proﬁles versus the output power at diﬀerent frequency points are
depicted in Fig. 12. It can be clear observed that the proposed three-device DPA
Fig. 10. Photograph of the fabricated circuit
Fig. 11. Measured drain eﬃciencies, gains, and saturated powers of the
proposed three-device DPA versus frequency
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approximately follows the classic Doherty type eﬃciency proﬁles at all the
frequencies. Table I lists the comparison of some published broadband three-device
DPA performance and this work.
5 Conclusion
A method for bandwidth enhancement of three-device DPA based on symmetric
devices has been proposed in this work. A =4 transmission line is inserted at each
peak ampliﬁer output to compensate the load impedance of the carrier ampliﬁer.
For demonstration, a DPA prototype was fabricated based on the proposed con-
ﬁguration, and 46% fractional bandwidth has been achieved with drain eﬃciency
higher than 40% at 9-dB back-oﬀ power.
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Fig. 12. Measured drain eﬃciency proﬁles versus the output power.












[10] 0.73–0.98 29 43–67 49–64 @9 dB 42.7–44.6
[11] 0.7–0.95 30.3 60–78 50–67 @9.5 dB 42.9–44.7
[12] 2–2.6 26 53–76 40 @8dB 43.6–45.4
This
Work
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